View CXA1704R_5438547.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? e93860a66-te sony reserves the right to change products and specifications without prior notice. this information does not convey any license by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustrating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits. absolute maximum ratings (ta=25?) supply voltage v cc 7v operating temperature topr ?0 to +75 ? storage temperature tstg ?5 to +150 ? allowable power dissipation p d 1100 mw (when board is mounted) operating conditions supply voltage v cc 4.75 +0.5 v ?.25 description the CXA1704R is a bipolar ic designed as a recording/playback amplifier for hi8-compatible vcrs. features o recording system feedback damping provided in the recording amplifier and its evr control function facilitate circuit board design. y, chroma, and low-band level adjustment functions ramp circuit o playback system feedback damping provided in the playback amplifier facilitates circuit board design. middle-frequency tuner on chip; evr permits independent adjustment of f 0 , q and boost rf agc and dropout detection circuit structure bipolar silicon monolithic ic 2-channel rec/pb amplifier for 8mm vcr 48 pin lqfp (plastic) CXA1704R
? CXA1704R block diagram and pin configuration head 40db 15db head 40db 15db rec 22 21 20 19 18 17 16 15 14 13 12 1 2 3 4 5 6 7 8 9 10 11 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 vcc t1 rfswp t2 t3 mtq rp_pb mtf0 pcmout mtg2 mtout mtg1 vcc1 rec1cont rec1out pb1in gnd1 pbdump1 pbdump2 gnd2 pb2in rec2out rec2cont vcc2 rec ramp gen v/i v/i ramp gen 1ch(0db) 1ch(6db) 2ch(0db) 2ch(6db) mute 1ch 2ch mute pcmsw videosw 12db mtgsw rf agc docdet agcdet cgca lowgca lowgca ygca vpsw1 vpsw2 1 1 1 1 1 1 2 rec2in vpsw2out vreg rec1in vpsw1out gnd ir1 ir vg2 pcmin pcmrec atfin ccont afmin xgain cin lowlevel yin ylevel rfagcout rfagctc rfagcin docdet dop m? ?db video pcm video pcm
? CXA1704R pin description 1 ccont 2 afmin 3 xgain 4 cin 2.4 v 1 143 270 25k 90 90 32.5k 67.5k 143 60 2 50k 20p 143 35 3 143 70 50k 4 evr adjustment of recording chroma level. gain is small when the applied voltage is large. recording afm input. dc is cut off by internal capacitor. input level is 125 mvp-p (typ.). when not used, connect this pin to vcc. video sw gain switch. low : 6 db high : 0 db recording chroma input. input the signal with capacitor coupling. input level is 300 mvp-p (typ.). pin no. symbol pin voltage equivalent circuit description
? CXA1704R 5 low level 6 y i n 2.4 v 7 ylevel 8 rfagcout 2.8 v evr adjustment of recording rf signal level. gain is small when the applied voltage is large. adjusts both the video path and the pcm path simultaneously. video path: adjustment of c + afm + atf pcm path: adjustment of atf recording y signal input. input the signal with capacitor coupling. input level is 500 mvp-p (typ.). evr adjustment of recording y signal level. the y level is small when the applied voltage is large. playback y signal output. output level is 380 mvp-p (typ.). pin no. symbol pin voltage equivalent circuit description 143 270 21k 90 90 33.5k 66.5k 5 143 40 50k 6 143 270 23k 90 90 32.5k 67.5k 7 600 40 8
? CXA1704R 9 rfagctc 10 rfagcin 11 docdet 2.5 v 12 dop h: 3.1 v l: 0 v 143 50 79k 47k 11 46.5k 72k 2.4k 150 64k 100k 12 rf agc time constant. rf agc input of playback y level. the playback video signal output from pin 14 (mtout) passes through an external atf trap, afm trap, and c trap, and is then input to pin 10 (rfagcin) again. dc is cut off by internal capacitor. when not used, connect this pin to vcc. determines the dropout detection level. dropout detection signal output. goes high when a dropout is detected. pin no. symbol pin voltage equivalent circuit description 25 9 143 25 25 143 50 50k 13p 10
? CXA1704R 13 mtg1 14 mtout 2.4 v 15 mtg2 16 pcmout 2 v 17 mtf0 143 270 14k 90 90 40k 58k 13 400 40 14 143 270 14k 90 90 40k 58k 15 400 40 16 revr adjustment of channel 1 middle-frequency tuner boost. boost is small when the applied voltage is large. playback video output. y + c + afm + atf is output. evr adjustment of channel 2 middle-frequency tuner boost. boost is small when the applied voltage is large. playback pcm output. evr adjustment that determines f 0 of the middle-frequency tuner. f 0 is large when the applied voltage is large. pin no. symbol pin voltage equivalent circuit description 143 270 41k 40 40 33k 60k 17
? CXA1704R 18 rp_pb 1 9 v c c 4.75 v 20 t1 21 rfswp 22 t2 143 35 18 35 143 35 35 20 143 35 35 21 rec/pb switch. high : pb low : rec power supply for sections other than the rec amplifier and the pb amplifier. connect to gnd. rfswp input. connect to gnd. pin no. symbol pin voltage equivalent circuit description 143 35 35 22
? CXA1704R 23 t3 24 mtq 25 vcc1ch 4.75 v 26 rec1cont 27 rec1cont 143 35 35 23 143 270 50k 40 40 30k 47k 24 143 270 71k 40 40 34k 66k 26 connect to gnd. evr adjustment that determines q of the middle-frequency tuner. q is large when the applied voltage is large. channel 1 power supply. evr adjustment of recording channel 1 damping damping is applied strongly when the applied voltage is small. recording channel 1 output. open collector. pin no. symbol pin voltage equivalent circuit description 1k 30 27 16.5k 5.7k
? CXA1704R 28 pb1in 0.7 v 29 gnd1ch 0 v 30 pbdump1 2.5 v 31 pbdump2 2.5 v 32 gnd2ch 0 v 2.5k 28 4k 40 270 4k 40 4k 30 4k 40 270 4k 40 4k 31 playback channel 1 input. channel 1 gnd. the playback channel 1 damping is determined by the external resistance. damping is applied strongly when the resistance is large. the playback channel 2 damping is determined by the external resistance. damping is applied strongly when the resistance is large. channel 2 gnd. pin no. symbol pin voltage equivalent circuit description
?0 CXA1704R 33 pb2in 0.7 v 34 rec2out 35 rec2cont 36 vcc2ch 4.75 v 37 rec2in 2.4 v 33 2.5k 1k 30 16.5k 5.7k 34 143 270 71k 40 40 34k 66k 35 playback channel 2 input. recording channel 2 output. open collector. evr adjustment of recording channel 2 damping. damping is applied strongly when the applied voltage is small. channel 2 power supply. channel 2 recording amplifier input. dc cut-off is applied to the pin 38 signal by external capacitor, and then the resulting signal is input. pin no. symbol pin voltage equivalent circuit description 143 240 1.3k 1.3k 50k 37 10p 50k
?1 CXA1704R 38 vpsw2out 2.4 v 39 vreg 4.15 v 40 rec1in 2.4 v 41 vpsw1out 2.4 v 400 40 38 10k 5p 39 143 240 1.3k 1.3k 50k 10p 50k 40 recording channel 2 vpsw output. output level is 200 mvp-p (typ.). 4.15 v regulator output. channel 1 recording amplifier input. dc cut-off is applied to the pin 41 signal by external capacitor, and then the resulting signal is input. recording channel 1 vpsw output. output level is 200 mvp-p (typ.). pin no. symbol pin voltage equivalent circuit description 400 40 41
?2 CXA1704R 42 gnd 0 v 43 ir1 1.9 v 44 ir 1.9 v 45 vg2 2.45 v 46 pcmin 2.4 v 20k 42k 40k 40 1k 43 20k 42k 40k 40 1k 44 20k 34.5k 49k 75 4k 270 45 gnd for sections other than the rec amplifier and the pb amplifier. determines the rec amplifier gain. generates the reference current when 15 k resistance is inserted to gnd. insert 18 k resistance to gnd. generates the reference current for the middle-frequency tuner, dropout detection circuit, and the ramp. 2.45 v internal reference voltage source. recording pcm input. input the signal with capacitor coupling. input level is 300 mvp-p (typ.). pin no. symbol pin voltage equivalent circuit description 143 70 50k 46
?3 CXA1704R 47 pcmrec 48 atfin 2.4 v 143 35 35 47 143 70 50k 48 pcm recording switch. pcm recording is selected when high. recording atf input. input the signal with capacitor coupling. input level is 125 mvp-p (typ.). pin no. symbol pin voltage equivalent circuit description
?4 CXA1704R no. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 item current consumption for recording recording amplifier bias current current consumption for playback vreg pin voltage vg2 pin voltage ygca minimum gain ygca center gain ygca maximum gain ygca frequency response (center gain) ygca secondary distortion center gain low-frequency gca (video path) minimum gain low-frequency gca (video path) center gain low-frequency gca (video path) maximum gain low-frequency gca (video path) maximum gain low-frequency gca (pcm path) minimum gain symbol irec ib1,ib2 ipb gymin gycen gymax ? y dy glvmin glvcen glvmax 2 glvmax glpmin measurement conditions input pin level frequency 6 500mvp-p 300khz 6 500mvp-p 300khz 6 200mvp-p 300khz 6 500mvp-p 14mhz 300khz 6 500mvp-p 7mhz 2 125mvp-p 1.7mhz 2 125mvp-p 1.7mhz 2 125mvp-p 1.7mhz 48 125mvp-p 100khz 48 125mvp-p 100khz input conditions control logic a a d a a a a a a a a a a a a measurement pin or ammeter name ivcc ib1, ib2 ivcc 39 45 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 measurement method measure the current consumption for two- channel recording (includes bias current). measure the dc current. measure the current consumption for two- channel playback. measure the pin voltage. measure the pin voltage. pin 7 ylevel = vcc adjust pin 7 ylevel so that the output is 200 mvp-p (vylev). pin 7 ylevel = 1.8 v level at 14 mhz/level at 300 khz ylevel = vylev ylevel = vylev pin 5 lowlevel = vcc ylevel = vylev adjust pin 5 lowlevel so that the output is 12.5 mvp-p (vylev). ylevel = vylev pin 5 lowlevel = 1.8 v ylevel = vylev pin 5 lowlevel = 1.8 v ylevel = vylev pin 5 lowlevel = vcc ylevel = vylev min. typ. max. unit 44 63 82 14.55 18.8 23.05 ma 24 35 46 3.95 4.15 4.35 v 2.30 2.45 2.60 - 15.8 - 14.1 ? 8 - 2.2 - 1.1 - 1.5 - 0.8 0 - 53 - 32.0 - 26.0 - 20 db - 14.0 - 12.4 - 14.0 - 12.4 - 32.0 - 26.0 electrical characteristics (vcc = 4.75 v, ta = 25? ; refer to the electrical characteristics measurement circuit.) * for details on the control logic, refer to the control logic truth table.
?5 CXA1704R no. 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 item low-frequency gca (pcm path) maximum gain chroma gca minimum gain chroma gca center gain chroma gca maximum gain chroma gca frequency response (center gain) chroma gca center gain secondary distortion pcm main path gain pcm main path frequency response pcm main path secondary distortion recording amplifier output current recording amplifier frequency response pbmtout gain (xgain = high) pbmtout gain (xgain = low) pbpcmout gain rfagc standard output cover range high cover range low symbol glvp gcmin gccen gcmax ? c dc gp ? p dp ir1, ir2 ? r1, ? r2 gmt1 gmt2 gpcm vagc1 vagc2 vagc3 measurement conditions input pin level frequency 48 125mvp-p 100khz 4 300mvp-p 300khz 4 300mvp-p 300khz 4 300mvp-p 300khz 4 300mvp-p 2mhz 300khz 4 300mvp-p 2mhz 46 300mvp-p 300khz 46 300mvp-p 300khz 46 300mvp-p 7mhz 40, 37 200mvp-p 1mhz 40, 37 200mvp-p 10mhz 1mhz 28, 33 200?p-p 300khz 28, 33 200?p-p 300khz 28, 33 200?p-p 300khz 10 224mvp-p 7mhz 10 50mvp-p 7mhz 10 1.2vp-p 7mhz input conditions control logic a a a a a a b, c b, c b, c a a d, e f, g d, e d d d measurement pin or ammeter name 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 41, 38 27, 34 27, 34 14 14 16 8 8 8 measurement method pin 5 lowlevel = 1.8 v ylevel = vylev pin 1 ccont = vcc ylevel = vylev, lowlev = vllev adjust pin 1 ccont so that the output is 50 mvp-p (vclev) ylevel = vylev, lowlev = vllev pin 1 ccont = 1.8 v ylevel = vylev, lowlev = vllev level at 2 mhz/level at 300 khz ylevel = vylev, lowlev = vllev ylevel = vylev, lowlev = vllev level at 14 mhz/level at 300 khz rec1cont, rec2cont = 3.3 v output level (v)/51 ( ) level at 10 mhz/level at 1 mhz mtg1, mtg2 = vcc measure the output level. min. typ. max. unit - 14.0 - 12.4 - 24.0 - 21.6 - 15.6 - 13.3 - 11.0 - 0.5 0 +0.5 db - 50 - 4.5 - 3.5 - 2.5 - 1.5 - 0.8 0 - 55 17.7 20.0 22.3 map-p - 0.2 57.5 61.0 64.5 63.5 67.0 70.5 db 57.5 61.0 64.5 335 380 420 305 345 mvp-p 420 530
?6 CXA1704R no. 33 34 35 36 37 38 item dropout detection on level dropout detection off level dropout pulse low level dropout pulse high level dropout on detection time dropout off detection time symbol kdop-on kdop-off vdop-l vdop-h tdop-on tdop-off measurement conditions input pin level frequency refer to the measurement method (diagram at right). refer to the measurement method (diagram at right). input conditions control logic d d d d d d measurement pin or ammeter name 12 12 12 12 12 12 measurement method min. typ. max. unit - 15.0 - 12.0 - 9.0 db - 10.2 - 7.2 - 4.2 0 0.01 0.2 v 2.9 3.1 3.3 ? ? ? 224mvp-p 7mhz 10khz v dop-h v dop-l kdop-on = 20log a 224 kdop-off = 20log b 224 a b pin 12 dop pin 10 rfagcin 50s 7m/224mvp-p 5khz tdop-on tdop-off pin 12 dop pin 10 rfagcin
?7 CXA1704R explanation of measurement methods playback system signal input method middle-frequency tuner measurement method as shown in the diagram at right, assume f 0 = 8 mhz, q = 2.5, and the boost = 6 db as the center conditions. fix two of them at their respective center condition, and apply the evr control of the adjustment item to measure the adjustment range. control logic truth table a llvvvv video rec b l lhpvpv pcm rec rec c l hhvpvp dhllh o o ch1 ch2 o o pb ehhlh o o ch2 ch1 o o pb fhlll o o ch1 ch2 o o ghhll o o ch2 ch1 o o pin 18 rp_pb pin 21 rfswp pin 47 pcmrec pin 3 xgain pin 41 vpsw1out pin 38 vpsw2out pin 27 rec1out pin 34 rec2out pb 1champ pb2champ pin 16 pcmout pin 14 mtout pin 8 rfagcout dropout detection circuit input conditions and operation control logic conditions control logic input conditions operation of each section for the input conditions shown at left recording system playback system operation mode explanation of input conditions: explanation of operation symbols: h : control logic input voltage is 2.3 v or more. o : operates. l : control logic input voltage is 0.6 v or less. v : video signal is selected. : don? care. x : does not operate. p : pcm signal is selected. ch1 : ch1 signal is output. ch2 : ch2 signal is output. 50 w 49 w signal source 5.6h 0.01f 1 w pb in pin cxa1704 head amplifier fo = 8mhz q = 2.5 boost =6db
?8 CXA1704R electrical characteristics measurement circuit dop ylevel 10 0.1 atfin 0.01 51 pcmin 0.01 51 rec2in vpsw2out pcmrec head 40db 15db head 40db 15db rec 10 0.1 100 rec2cont ib2 51 * 0.01 5.6 1 49 pb2in 22 21 20 19 18 17 16 15 14 13 12 1 2 3 4 5 6 7 8 9 10 11 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 10 0.1 10 vcc mtq rfswp mtf0 rp pb pcmout mtg2 mtout mtg1 t1 rfswp t2 t3 mtq rp_pb mtf0 pcmout mtg2 mtout mtg1 ccont rfagcout 10 0.1 100 vcc1 rec1cont rec1cont ib1 rec1out pb1in gnd1 pbdump1 pbdump2 gnd2 51 * 0.01 5.6 1 49 pb1in 0.022 390 0.022 390 pb2in rec2out rec2cont vcc2 a ivcc vcc 4.75v rec ramp gen v/i v/i ramp gen 1ch(0db) 1ch(6db) 2ch(0db) 2ch(6db) mute 1ch 2ch mute pcmsw videosw 12db mtgsw rf agc docdet agcdet cgca lowgca lowgca ygca vpsw1 vpsw2 1 1 1 1 1 1 2 10 0.1 * 0.01 rec2in 51 vpsw2out vreg rec1in vpsw1out gnd ir1 ir vg2 pcmin pcmrec atfin rec1in 0.01 51 vpsw1out 15k 18k * 470k 4700p afmin 51 xgain lowlevel cin 0.01 51 yin 0.01 51 rfagcin 0.01 51 ccont afmin xgain cin lowlevel yin ylevel rfagcout rfagctc rfagcin docdet dop * signal output pin signal input pin evr adjustment pin control logic pin resistance accuracy: 1% m? ?db video pcm video pcm
?9 CXA1704R application circuit head 40db 15db head 40db 15db rec 10 0.1 100 0.01 22 21 20 19 18 17 16 15 14 13 12 1 2 3 4 5 6 7 8 9 10 11 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 10 0.1 100 vcc t1 rfswp t2 t3 mtq rp_pb mtf0 pcmout mtg2 mtout mtg1 10 0.1 100 vcc1 rec1cont rec1out pb1in gnd1 pbdump1 pbdump2 gnd2 0.01 0.022 390 0.022 390 pb2in rec2out rec2cont vcc2 rec ramp gen v/i v/i ramp gen 1ch(0db) 1ch(6db) 2ch(0db) 2ch(6db) mute 1ch 2ch mute pcmsw videosw 12db mtgsw rf agc docdet agcdet cgca lowgca lowgca ygca vpsw1 vpsw2 1 1 1 1 1 1 2 10 0.1 rec2in vpsw2out vreg rec1in vpsw1out gnd ir1 ir vg2 pcmin pcmrec atfin 15k 18k 470k 4700p 0.01 0.01 ccont afmin xgain cin lowlevel yin ylevel rfagcout rfagctc rfagcin docdet dop ch1 head ch2 head 0.01 0.01 10 0.1 0.01 0.01 afm trap atf trap c trap rf eq pb c rf pb rf pcm out rfagcout rfvcc dop mtq mtf0 mtg2 mtg1 ylevel lowlevel ccont yin cin afmin atfin pcmin signal in evr signal out xgain pcmrec rfgnd logic rec2cont evr logic rec1cont rfswp rp pb m? ?db video pcm video pcm application circuits shown are typical examples illustrating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.
?0 CXA1704R description of operation after the recording level is adjusted so that the current level of the y, chroma, afm, atf, and pcm signals are suitable at the head, the video + atf and pcm + atf signals are created and output to the ch1 and ch2 output pins with the proper timing. the y level adjustment is made by pin 7 (ylevel), the low frequency level adjustment is made by pin 5 (lowlevel), and the chroma level adjustment is made by pin 1 (ccont). lowgca for the video path and the pcm path is also adjusted accordingly. the gain values shown in the specifications are all i/o gain values. this performs v/i conversion on the signal for which the recording level was adjusted and drives the head. feedback damping, which is used to suppress head resonance, is performed using evr adjustment with pin 26 (rec1cont) and pin 35 (rec2cont). be careful to avoid capacitance coupling between the inputs and the outputs. this amplifies the playback signal from the head with low noise and high gain. feedback damping circuit to suppress head resonance is built in; the damping can be adjusted through external resistance connected to pin 30 (pbdump1) and pin 31 (pbdump2). be careful to avoid capacitance coupling between the playback system outputs and the head amplifier inputs. this compensates for the frequency response of the playback signal. evr adjustment of the center frequency is performed with pin 17 (mtf0); of q with pin 24 (mtq), and of the ch1 and ch2 boost with pin 13 (mtg1) and pin 15 (mtg2), respectively. the ch1 and ch2 signals are switched according to the rfswp timing and are output to mtout and pcmout. the gain of the mtout signal is switched between 0 db and 6 db by pin 3 (xgain). this outputs the playback video signal at a fixed 380 mvp-p. the input has a built-in capacitor for dc cut-off and external capacitor is not required. the detector input includes an hpf with a cut-off frequency of approximately 1 mhz, so that the gain in the bandwidth corresponding roughly to the y signal is detected. a dropout is detected in the playback video signal, and a dropout pulse is output. the detection level is set to the optimum level based on a 224 mvp-p input as a reference.
?1 CXA1704R in order to save power consumption, this ic is designed to reduce power supplied to those circuit blocks that are not operating. therefore, power saving operation is executed automatically when all of the power supplies are turned on. in addition, this ic is equipped with many i/o switching circuits that must be switched with very complex timing, so that internal logic is provided to control them. the combinations of input and output in basic operations are as shown in the control logic truth table. vreg (4.15 v) and vg2 (2.45 v) are generated as the reference voltages used in the ic. do not use these as external power supplies because they could cause cross talk in the ic. the voltage applied to the evr adjustment pin is vcc- variable, ranging from 1.8 v to vcc.
?2 CXA1704R recording level adjustment 23 45 ?5 ?0 ? 0 pin 7 (ylevel) voltage (v) pin 6 (yin) ? pin 41 (vpsw1out) pin 38 (vpsw2out) gain (db) ygca gain control 23 45 ?0 ?5 ?0 pin 5 (lowlevel) voltage (v) lowgca (video path) gain control ylevel=vylev ?0 ?5 ?5 2345 ?0 ?5 ?0 pin 5 (lowlevel) voltage (v) lowgca (pcm path) gain control ?0 ?5 ?5 2345 ?0 ?5 ?0 pin 1 (ccont) voltage (v) pin 4 (cin) ? pin 41 (vpsw1out) pin 38 (vpsw2out) gain (db) cgca gain control pin 48 (atfin) ? pin 41 (vpsw1out) pin 38 (vpsw2out) gain (db) ?0 ?5 ?0 when ylevel=vylev and lowlev=vllev pin 2 (afmin) pin 48 (atfin) pin 41 (vpsw1out) pin 38 (vpsw2out) gain (db) ?
?3 CXA1704R 0 1 23 45 0 pin 17 (myf0) voltage (v) fo (mhz) middle-frequency tuner fo control 23 45 4 5 6 pin 24 (mtq) voltage (v) q middle-frequency tuner q control 2 3 2345 10 15 20 pins 13 and 15 (mtg1, mtg2) voltage (v) middle-frequency tuner boost control 0 5 boost (db) 5 10 15
sony code eiaj code jedec code package material lead treatment lead material package weight epoxy / phenol resin solder plating 42 alloy package structure 48pin lqfp (plastic) 9.0 0.2 * 7.0 0.1 1 12 13 24 25 36 37 48 (0.22) 0.18 ?0.03 + 0.08 0.5 0.08 (8.0) 0.5 0.2 0.127 ?0.02 + 0.05 0.1 0.1 0.5 0.2 a 1.5 ?0.1 + 0.2 0?to 10 detail a 0.2g lqfp-48p-l01 * qfp048-p-0707-a 0.1 note: dimension * ?does not include mold protrusion. package outline unit : mm CXA1704R ?4

▲Up To Search▲

Price & Availability of CXA1704R

	To Download CXA1704R Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .